Hardware Obfuscation Using High Level Aggregation
Abstract
The main principle of the proposed techniques is design obfuscation method to achieve hardware security. In the work we consider the reconfigurable-based obfuscation in the post-fabrication stage of IC. We address the need to add reconfigurable-logic stage to the development cycle. This technique may be considered as a preventative measure concealing some of the design from an attacker. In other words, it hides the exact functionality and schematic of an IC until after the reconfigurable logic has been programmed.References
M. Bishop, Computer Security: art and science, Addison Wesley, ISBN 0-201-44099-7, 2002.
C. Pfleeger, S. Pfleeger and J. Margulies, Security in Computing, Fifth Edition, Prentice Hall, pp. 1043, 2015.
A. Sengupta, D. Roy, S. Mohanty and P. Corcoran, “DSP design protection in CE through algorithmic transformation based structural obfuscation,” IEEE Transactions on Consumer Electronics, vol. 63, no. 4, pp. 467–476, 2017.
D. Forte, S. Bhunia and M. M. Tehranipoor, Hardware Protection through Obfuscation, Springer International Publishing, 2017 (Chapter 2, Fareena Saqib and Jim Plusquellic, VLSI Test and Hardware Security Background for Hardware Obfuscation).
J. Anderson, “Computer Security Technology Planning Study,” Technical Report ESD-TR-73–51, Electronic Systems Division, Hanscom Air Force Base, Hanscom, MA, 1974.
V. Gorbachov, D. Sytnikov, O. Ryabov, A. K. Batiaa and O. Ponomarenko, “Dimension Reduction for Network Systems Using Structure Model Aggregation,” International Journal of Design & Nature and Ecodynamics, vol. 15, no. 1, pp. 13–23, February 2020.
